|
bcs
|
2021-04-28 14:58:29 |
2024-09-02 18:57:54 |
|
|
circuit.html |
2021-02-02 17:20:16 |
2021-06-15 13:24:34 |
|
|
Construction of half adder using XOR and NAND gate.html |
2021-02-04 16:59:31 |
2021-06-15 13:22:28 |
|
|
logic gates Experiment No.1.html |
2021-02-05 14:44:58 |
2021-06-15 13:21:58 |
|
|
Binary to Gray Code Converter.html |
2021-03-01 18:12:24 |
2021-06-15 13:21:11 |
|
|
7-segment.html |
2021-06-08 14:07:53 |
2021-06-08 16:53:54 |
|
|
index.html |
2021-01-08 16:46:41 |
2021-06-08 14:15:29 |
|
|
7sega.png |
2021-06-08 14:07:52 |
2021-06-08 13:40:08 |
|
|
7seg.png |
2021-06-08 14:07:53 |
2021-06-05 13:09:20 |
|
|
R-2R resistor ladder network.html |
2021-02-15 16:05:48 |
2021-05-20 19:21:11 |
|
|
Decimal to BCD Encoder.html |
2021-03-04 13:47:15 |
2021-05-20 19:12:46 |
|
|
start.html |
2021-05-12 19:48:53 |
2021-05-12 19:50:06 |
|
|
dropper.png |
2021-05-12 19:48:53 |
2021-05-12 16:29:36 |
|
|
tube black.png |
2021-05-12 19:48:52 |
2021-05-12 14:42:24 |
|
|
experiment.html |
2021-05-11 11:28:27 |
2021-05-11 11:24:41 |
|
|
demo1.jpeg |
2021-05-11 11:28:46 |
2021-05-10 19:41:03 |
|
|
truth.jpg |
2021-03-04 13:17:18 |
2021-03-01 19:33:26 |
|
|
gate-decimal-to-bcd-encoder.jpg |
2021-03-04 13:17:18 |
2021-03-01 18:46:48 |
|
|
cc.png |
2021-03-01 18:12:23 |
2021-03-01 17:31:59 |
|
|
binary.png |
2021-02-22 18:10:54 |
2021-02-15 16:19:15 |
|
|
table2.png |
2021-02-15 18:38:38 |
2021-02-15 13:36:29 |
|
|
a2.png |
2021-02-15 18:36:44 |
2021-02-08 17:43:19 |
|
|
and.png |
2021-02-05 14:45:34 |
2021-02-05 13:38:12 |
|
|
table.png |
2021-02-04 17:00:02 |
2021-02-04 16:30:38 |
|
|
adcs.png |
2021-02-02 17:22:03 |
2021-02-02 13:31:17 |
|
|
pooja.png |
2021-01-29 13:56:56 |
2021-01-29 13:42:37 |
|
|
curcit.png |
2021-01-18 18:26:33 |
2021-01-18 17:52:15 |
|
|
3bit.jpg |
2021-01-11 10:53:49 |
2021-01-11 10:46:45 |
|
|
generator.html |
2021-01-08 16:48:35 |
2021-01-04 17:46:44 |
|